Instrument Control (GPIB, Serial, VISA, IVI)

Showing results for 
Search instead for 
Did you mean: 

Conflicting Timing specification for NAT9914

Go to solution

There appears to be conflicting information between 2 documents regarding the timing diagram details for processor-to-9914 communication for a parallel interface (read and write). I would like to know which of the 2 documents has the correct timing information to be used for correct communication to the NAT9914. The 2 documents are:


IEEE 488.2 Controller Chip,  372013B-01, Sep06


Application Note 110,  Designing a GPIB Device Using the NAT9914, 341398A-0, January 1998



0 Kudos
Message 1 of 3
Accepted by topic author Sailing



I am looking further into this discrepancy.  Right now, I would recommend looking at the NAT9914 IEEE 488.2 Controller Chip Specification as your reference since the application note is older and has been removed from our website. 


I will post here when I have confirmed the correct timing specifications.


National Instruments
Certified LabVIEW Associate Developer
Certified TestStand Developer
0 Kudos
Message 2 of 3


I used the timing specs in  NAT9914 IEEE 488.2 Controller Chip Specification, and haven't had any problem communicating with the chip, so far.



0 Kudos
Message 3 of 3