Hardware Developers Community - NI sbRIO & SOM

Reply
This is an open group. Sign in and click the "Join Group" button to become a group member and start posting.
Highlighted

sbRIO-9651 application suitability

Hi All,

 

I am looking at the sbRIO SOM for a potential application where I need to simultaneously sample 4 signals for 350mS at 2MS/s. I am thinking I will be able to use a 14bit ADC for this application.

 

I am concerned about the FIFO throughput from the FPGA to the RT application. In the RT application I am planning  performing some DSP operations (FFT, convolution etc) and sending the data out over an ethernet connection, most likely UDP. 

 

It is my understanding that at 14bits, each sample set will be approximately 1.1MB, using 4 channels would yield approximately 4.4MB of data. I would be sampling roughly every second. Given this, would is be feasible to implement this using the sbRIO SOM?

 

Thanks!

0 Kudos
Message 1 of 2
(976 Views)
1 REPLY

Re: sbRIO-9651 application suitability

Hi ademedeiros,

 

The FPGA to RT throughput will not be an issue to transfer 4.4 MB/s of data. Really, I think you would want to DMA the data immediately from the FPGA to RT for the 350 ms of capture time. That would mean a streaming rate of ~13.35 MB/s for the 4 channels. You would then have the time between captures to operate on that data and send it over Ethernet.

 

The SOM can certainly stream data from the FPGA to RT via a DMA FIFO fast enough -- that is not an issue. It is difficult to say with certainty that you can perform all of the math operations in RT in the given time span you require between samples. DSP operations can also be done on the FPGA before sending it to RT, which would significantly offload processing from the RT processor. Then, the processor would only need to read the data from the DMA FIFO and pipe it to the network.

 

In my diagram, I purposely did not put times on the FIFO read, DSP processing and UDP transmit as those are very dependent on your configurations. If you cannot close the timing between samples, you can either choose to lengthen the time between samples or move some of the DSP operations down to the FPGA.

Capture.PNG

 

Note: None of the RT times in the diagram are to scale, they just let me visualize what needs to happen before the next capture. Some of that may be able to be palatalized as well.

 

 

Tannerite
National Instruments
Message 2 of 2
(908 Views)
Reply
This is an open group. Sign in and click the "Join Group" button to become a group member and start posting.