Digital I/O

cancel
Showing results for 
Search instead for 
Did you mean: 

cRIO & NI 9403 DIO module jitter

Hello!
 
The 9403 module is specificated with an update time of  7us. I reach the time only when I have only 1 while loop. If I have more loops parallel, then the update time without jitter is about 70us.
I want to realize PWM in- and outputs, for this feature I have made seperate loops. I also have a data player. Therefore I put values from the FPGA RAM with variable time differences out.
Does all IO pins need to be in the same loop to reach the 7us?
 
Thank you for your help.
regards,
demo66
0 Kudos
Message 1 of 2
(2,664 Views)

Hey!

Yes you have to put all in one loop using one node to update all values within the specified 7µs.

 

Christian

0 Kudos
Message 2 of 2
(2,512 Views)