Digital I/O

cancel
Showing results for 
Search instead for 
Did you mean: 

Once I open FPGA reference, my project slows down until I close it

Solved!
Go to solution

I have been struggling with the combination of FPGA and processor. Because if I open the FPGA reference, there is no problem at all. Also, if I use digital inputs as simple as a button, it doest'n affect either. But, once I open ANY FPGA reference, and y have any active Digital Output / Input or Analog... It becomes the slowest loop on earth. Reaching almost 170 ms per iteration. In the image I have a complete void FPGA vi. What can I do to solve this?

0 Kudos
Message 1 of 3
(235 Views)
Solution
Accepted by topic author FirasCheikhWaez

The Express VIs are often very inefficient in terms of speed.

Since you are going to use the FPGA Interface API, why don't you use the Read/Write Node? See Programmatic front-panel communication with PC

-------------------------------------------------------
Control Lead | Intelline Inc
Message 2 of 3
(207 Views)

Thank You for the answer.

I have seen that Express VI uses a Vi called "Open Digital I/O" that tries to compile its own code to the FPGA. So its impossible to use both at the same same time. If you use FPGA you must do all the reading and writings in it.
Greatings!

0 Kudos
Message 3 of 3
(184 Views)