Digital I/O

cancel
Showing results for 
Search instead for 
Did you mean: 

2 continuous digital waveforms using pxi 6544

Solved!
Go to solution

hallo Tobias,

 

hmm, I've tried to use 80MHz clock rate, but I got error -1074115901 (device data underflow), suggestion is to run the operation at lower sample rate. Status code -200316.

 

And as I tried to enable reference clock, its not really good either. REF CLK can only be exported to CLK OUT pin, and it suppose to have other source instead onboard clock (using: none as source).

 

The best option that I have right now, I think I'll try to make 80MHz as clock rate, and I would be able to get 40MHz in 1 DIO pin. 

 

regards,

Yan.

 

 

0 Kudos
Message 21 of 26
(2,251 Views)

Hello Yan,

 

did you try the option with the 80Mhz as clock rate and the 40Mhz in 1 DIO pin?

Does it work?

 

Best regards,

Tobi

0 Kudos
Message 22 of 26
(2,238 Views)

Hi Tobi,

 

yes, I forgot to tell you. I've tried the option to use 80MHz clock rate and 40MHz as output in 1 DIO pin, and it works fine. I'm using script repeat forever and generate an array of 16 values in 2 DIO channels so I can have 40MHz in 1 DIO channel and 10MHz in 1 DIO channel.

 

aray of:

in hex:

3 2 3 2 1 0 1 0 3 2 3 2 1 0 1 0

======================

in binary:

1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0

1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0

 

the earlier problem occurs, when I just have 8 values in the array. But with 16 values, its okay.

 

Regards,

Yan.

0 Kudos
Message 23 of 26
(2,233 Views)

Hi Yan,

 

Nice to hear that everything works well.

Do you have any further question?

 

Best regards,

Tobias

0 Kudos
Message 24 of 26
(2,230 Views)

Hi Tobi,

 

thanks for your help. At the moment I dont really have further question about the digital waveforms generation. Now I'm trying to build a VI which combined digital signal generation, digital signal acquisition, analog signal generation and analog signal acquisition. I have them separately in different VI's, and now I need to have them all in one VI, with event structure, so the user can choose what signal should be generated (digital or analog), and what signal should be acquired (digital or analog). Do you have any good references (examples) that I should look into? and maybe articles about DAC and ADC test. Thank you very much.

 

Regards,

Yan.   

0 Kudos
Message 25 of 26
(2,223 Views)

Hello Yan,

 

Iam very sorry I couldn´t find any examples. But some articles about DAC und ADC.

 

Links:

http://www.ni.com/adc-test/d/

http://www.ni.com/white-paper/5366/en

http://people.oregonstate.edu/~watersal/documents/qual_awaters.pdf

 

Best regards,

Tobi

 

 

0 Kudos
Message 26 of 26
(2,210 Views)