This is an equivalent gate JK FF modeled with 2 equivalent gate SR FFs. This specific model will be at a point of instability until the first Clock cycle sets Q/ Qn.

Rs are here to limit the race condition that happens when the circuit is first powered, otherwise net 12, 13, Q, Qn will be unknown.