I would like to use the FPGA Timekeeper on an FPGA design which uses a 100MHz top level clock. When I compile in this manner, the timekeeper never synchronizes/locks. When I compile using the standard 40MHz clock, it locks as expected.
The source is password protected so no way to see how to modify the internals to allow 100MHz operation. Can this be done?
