Real-Time Measurement and Control

cancel
Showing results for 
Search instead for 
Did you mean: 

High Throughput Divide Inverted?

Solved!
Go to solution

I am trying to optimize a large FPGA VI and was doing some simple tests to determine FPGA usage and timing for some high use items. I was comparing the high throughput divide with the normal one. I am using a cRIO-9066. What I found was that the inputs to the high throughput divide, in this case, appear to be reversed.

 

HighThroughputDivideIssue.png

 

The equivalent normal divide works as expected, although it does take more resources and time. Has anyone else seen this? If so, is there a workaround?

0 Kudos
Message 1 of 4
(4,444 Views)

Forgot to add my versions. I am using a fully patched 2014SP1 stack (LabVIEW, FPGA, RIO).

 

I have also since tested the high throughput divide in pipelined mode, and it has the same issue there, as well.

0 Kudos
Message 2 of 4
(4,433 Views)
Solution
Accepted by topic author DGrayEOS

DGrayStratasys,

 

Try performing a block diagram cleanup on your code. You'll notice that the X control is actually connected to the Y input on the high throughput function, and vise versa. 

Message 3 of 4
(4,396 Views)

Thanks, that seems to be the theme of most of my problems lately. Smiley Embarassed

0 Kudos
Message 4 of 4
(4,392 Views)