LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

"LabVIEW FPGA: The compilation failed due to timing violations, but there is no path information because the timing violations are not of type PERIOD

GerdW,

 

Let me check in with our Germany Branch on your service request. 

Kyle Hartley
Senior Embedded Software Engineer

0 Kudos
Message 11 of 27
(2,467 Views)

Hello,

 

I have exactly the same problem. The compilation fails due to timing violations, but no path information is provided.

Moreover, the Xilinx log reports that the compilation has been successfull.

 

These are my systems settings:

LabVIEW FPGA 2012

FPGA board: NI PXIe-5641R

Xilinx tools version:13.4

 

The problem emerged after I ported the code from LabVIEW 2010 to LabVIEW 2012, that is the code has been written in an older LabVIEW version.

Notice that LabVIEW 2010 is able to compile it (and it runs correctly)

 

Regards

0 Kudos
Message 12 of 27
(2,236 Views)

Hi tommpogg,

 

Try to go to the FPGA compilation properties» Xilinx Options

 

Then choose a design strategy of Timing Performance

 

Let me know if this works out for you.

 

Regards,

Joel I.
Applications Engineer
National Instruments
0 Kudos
Message 13 of 27
(2,216 Views)

Hi Joel I.

 

I have tried to solve the problem by changing the Xilinx Options with no luck.

 

I was able to compile the code only by lowering the base clock frequency to 40 MHz (previously I was using a 60 MHz derived clock).

I am not fully satisfied by this solution.

0 Kudos
Message 14 of 27
(2,193 Views)

Hi tommpogg,

 

Are you using any Fixed Point Multiplication?

 

If so, this Knowledge Base Article may be useful:

http://digital.ni.com/public.nsf/allkb/7DFF05C8BB1E999786257B2D005B16F0?OpenDocument

 

Let me know if you have any questions

Joel I.
Applications Engineer
National Instruments
0 Kudos
Message 15 of 27
(2,175 Views)

I have solved the problem by removing all base and derived clocks from the project and adding them back again.

0 Kudos
Message 16 of 27
(2,149 Views)

Hi  May I ask what you mean by solving the problem by removing all base and derived clocks from the project and adding them back again?  I am now encountering the similiar compilation problem like you. Can you give a help? Thank you. 

0 Kudos
Message 17 of 27
(1,866 Views)

Hi jeromelei,

 

If you see the FPGA clocks in the Project Explorer window, you should be able to right click it and select Remove From Project.

 

Regards,

Joel I.
Applications Engineer
National Instruments
Message 18 of 27
(1,844 Views)

Hello jeromelei,

 

It is exactly as Joel-I said: right click on the FPGA clocks in the Project Explorer window and select Remove From Project.

I hope it works for you too.

0 Kudos
Message 19 of 27
(1,828 Views)

Thank you very much! I have solved the problem.

0 Kudos
Message 20 of 27
(1,820 Views)