From Friday, April 19th (11:00 PM CDT) through Saturday, April 20th (2:00 PM CDT), 2024, ni.com will undergo system upgrades that may result in temporary service interruption.
We appreciate your patience as we improve our online experience.
(In the project navigator, please navigate to "RT PXI Target" -> "FPGA Target" -> "Streaming_Vulcan.vi". This is the top-level VI that I'm trying to compile at 60MHz. )
A Corrective Action Report (CAR 473968) was found which documents the issue we are seeing. This CAR was recently filed so it just missed the 2014 release. The issue is isolated to the compile report and the timing of the clock is correctly configured in the compilation.