LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FPGA analog input and output in the same host VI

Hi Guys,

I tried to combine the analog input and output example in the disk. The project has two separate VIs for FPGA, one for input one for output. And the host VI is used to combine them together. When I run the host VI, the output(AOs) is right, but the input(AIs) is zero all the time, I compare the input VI(FPGA) and the example, they are exactly the same as the analog input example. I think there should be some problem in combine two FPGA VI in one host VI, but I can't find it.

Do you have some suggestions on this file? 

0 Kudos
Message 1 of 3
(2,353 Views)

Hi shuishen1983,

 

You can only run one FPGA VI on the FPGA at time.  In order to include both of them in the functionality, you'd need to combine them into one FPGA VI somehow.  That can be as simple as placing them as subVIs in the same top-level VI, or you combine all of the code into a single block diagram.

Jared S.
Applications Engineering
National Instruments
0 Kudos
Message 2 of 3
(2,336 Views)

Thanks a lot. I'll try how to combine the input and the output in the same FPGA VI. I think sometimes my problem is too simple, so most of the Labview users would not bother answering me.

0 Kudos
Message 3 of 3
(2,333 Views)