From 04:00 PM CDT – 08:00 PM CDT (09:00 PM UTC – 01:00 AM UTC) Tuesday, April 16, ni.com will undergo system upgrades that may result in temporary service interruption.

We appreciate your patience as we improve our online experience.

LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FPGA Sampling problem

Here you go !

 

Using FIFO is what you should do. But you should check "Timeout ?" like in the example to check if you are losing data or not.

Jérôme Henrion | ONERA - Digital RF Engineer | CLA | CTA
0 Kudos
Message 11 of 12
(199 Views)

hey !

 

is my program on my pc correct ? (see attached), because i put a sineweve in the AI0 but nothing appear on the graph 😕

 

Download All
0 Kudos
Message 12 of 12
(172 Views)