From 04:00 PM CDT – 08:00 PM CDT (09:00 PM UTC – 01:00 AM UTC) Tuesday, April 16, ni.com will undergo system upgrades that may result in temporary service interruption.

We appreciate your patience as we improve our online experience.

LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

External sIngle Ended Clock on SMA in DDC serdes channel/connector clip

Hi, 

 

I want to use the external single ended clock on NI 6587.

When configuring NI 6587 adaptor module for ddc simple connector clip, the single ended clock appears as IO module clock 0 from base clock in FPGA.

 

How to use external single ended clock (SMA clock in) when adaptor module is configured as DDC serdes channel clip or DDC serdes connector? It is not enabled in that case in FPGA base clock.

 

 

 

0 Kudos
Message 1 of 2
(2,712 Views)

 How to use external single ended clock (SMA clock in) when adaptor module is configured as DDC serdes channel clip or DDC serdes connector? It is not enabled in that case in FPGA base clock. 


Can you expand on what you mean by 'it is not enabled in that case'?

 

You should be able to add the IO Module Clock 0 to the FPGA target and use that as a timing source for a SCTL.

 

iomod_6587.PNG

0 Kudos
Message 2 of 2
(2,678 Views)