|
|||||||||||||
Right now, you can simulate the I/O from an FPGA target. Timing features and other hardware-specific VIs are not executed, but the code still functions and allows you to debug certain aspects of it without working through the compile process. It would be similarly helpful if you could simulate the real-time controller, or a cRIO in scan mode, with simulated IO. Again, the resultant VI will not be truly realtime, but it would allow useful development without having constant access to the cRIO.
We have done some exploration of this idea, and are interested in learning more about customer requirements.
- Would everyone need access to shared variables and other network communication from the simulated environment?
- Would everyone need to integrate compiled libraries (necessitating that we run the LabVIEW Real-Time OS under the hood)
- Would everyone be interested in simulating an entire target, or just choosing to run a VI in a LabVIEW project in "simulation mode" (this is similar to LabVIEW FPGA simulation).
Please post your thoughts.
Best Regards,
Casey Weltzin
Product Manager, LabVIEW Real-Time
National Instruments
You must be a registered user to add a comment here. If you've already registered, please log in. If you haven't registered yet, please register and log in.
My Profile | Privacy |
Legal |
Contact NI
© 2011 National Instruments Corporation. All rights reserved. | E-Mail this Page
|
||

E-Mail this Page