LabVIEW FPGA Idea Exchange

About LabVIEW FPGA Idea Exchange

Have a LabVIEW FPGA Idea?

  1. Does your idea apply to LabVIEW in general? Get the best feedback by posting it on the original LabVIEW Idea Exchange.
  2. Browse by label or search in the LabVIEW FPGA Idea Exchange to see if your idea has previously been submitted. If your idea exists be sure to vote for the idea by giving it kudos to indicate your approval!
  3. If your idea has not been submitted click New Idea to submit a product idea to the LabVIEW FPGA Idea Exchange. Be sure to submit a separate post for each idea.
  4. Watch as the community gives your idea kudos and adds their input.
  5. As NI R&D considers the idea, they will change the idea status.
  6. Give kudos to other ideas that you would like to see in a future version of LabVIEW FPGA!
Top Kudoed Authors
User Kudos Count
1
1
Showing results for 
Search instead for 
Did you mean: 

Logic Operators and Arrays

It would be nice to be able to use logic operators on arrays in Single Cycle Timed Loops.

  17863i0D7A4F514670B8AB

4 Comments
Lars.B
N/A

Adding to that, it would also be very nice when you can e.g. compare two arrays directly with =.

And not have a similar picture as in the left.

 

In former LV-versions this was by the way no problem... interestingly a step backward.

Dragis
N/A

 

In former LV-versions this was by the way no problem... interestingly a step backward.


 

Lars, I don't believe LabVIEW has ever supported these nodes inside the SCTL, although it does outside. Did you see differently?

Dragis
N/A
Status changed to: In Beta
 
Dragis
N/A
Status changed to: Completed
Included with LabVIEW FPGA 2012.